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In this paper, an instrumentation amplifier architecture for biological signal is pro-
posed. First stage of conventional instrumentation amplifier architecture was modified
by using fully balanced differential difference amplifier and evaluated by using 1P 2M
0.6µm CMOS process. From HSPICE simulation result, lower common-mode voltage
can be achieved by proposed instrumentation amplifier architecture. Actual fabrication
was done and six chips were evaluated. From the evaluation result, average common-
mode gain of proposed instrumentation amplifier architecture is 10.84 dB lower than
that of conventional one without requiring well-matched resistors. Therefore, the pro-
posed instrumentation amplifier architecture is suitable for biological signal process-
ing.
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1. INTRODUCTION
Sensor interface has considerable interests in medical monitoring and health care systems. Design of
the sensor interface circuit has to meet some stringent requirements of analog and digital blocks. Biological
signals, such as Electroencephalogram (EEG), Electrooculogram (EOG), Electrocardiogram (ECG), and Elec-
tromyogram (EMG) are widely used for medical and health care applications and very weak and low frequency
signals. The signals amplitude and frequency spans are in the order of µV to mV and from DC to a few kHz,
respectively [1]-[4].
In order to acquire and process the biological signals, Instrumentation Amplifier (IA) is often used [5].
Conventional IA architecture shown in Fig. 1a is often employed to achieve high signal-to-noise ratio in first
block of sensor interface [6], [7]. It consists of three operational amplifiers. In this kind of IA architecture, low
common-mode gain (Ac) is necessary and can be achieved by satisfying well-matched condition of resistors
network. However, in actual fabricated chips, resistor mismatch often happens and deteriorates the Ac [7]. In
this paper, an IA architecture which its Ac is low and insensitive to resistor mismatches is presented.
2. PROBLEM OF CONVENTIONAL INSTRUMENTATION AMPLIFIER ARCHITECTURE
As mentioned in Chapter 1, the IA architecture shown in Fig.1a requires well-matched resistors (R2 =










(Vin2 − Vin1) (1)
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Figure 1. IA architectures: (a) Conventional (b) Proposed
The Vin1 and Vin2 are defined as vcm − vdm and vcm + vdm, respectively (vcm and vdm are common-mode
voltage and differential input, respectively). Defining resistor mismatch of Ri as Ri+1 (1 + ∆i+1) | i ∈
{2, 4, 6}, where ∆i+1 is mismatch rate of Ri+1,Vout1c and Vout2c, which are the output voltages of the first
















vdm + vcm (3)













(α− 1) vcm (4)







From the above derivation, the vcm cannot be rejected by the first stage. From Eq. 4, we can find the vcm is
amplified due to resistor mismatches of the second stage. Therefore, the resistor mismatches deteriorate the
Ac. In this way, the Ac of the conventional IA architecture is sensitive to the resistor mismatches .
3. PROPOSED INSTRUMENTATION AMPLIFIER ARCHITECTURE
Fig. 1b shows the proposed IA architecture. The proposed IA architecture consists of 2 stages; first
stage is Fully Balanced Differential Difference Amplifier (FBDDA) with 2 negative feedback resistors and
gain-setting resistor modified from [8] and second stage is as same as the conventional one. The FBDDA
consists of fully differential gain stage and Common-Mode Feed Back (CMFB) circuit and the output voltages
of FBDDA (Vout1p,2p) can be determined by
Vout1p,2p = ±A{(Vin2 − Vin3)− (Vin1 − Vin4)} (6)
where A is the amplification of FBDDA, and should be very large value. Next, theoretical analysis of the
proposed IA architecture is presented using the same manner as Chapter 2.
Using (6) and the Vin1,2 defined in Chapter 2, under the condition of well-matched resistors, the output
voltage of proposed IA architecture (Voutp) can be derived as same as Eq. 1 (Voutc). Otherwise, when resistor
mismatches occur, the output voltages of the first stage (Vout1p and Vout2p shown in Fig. 1b) can be derived as
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(1 + α) vdm (9)
From the above derivation, Vout1p and Vout2p keep the balance as shown in (7) and (8). Theoretically, vcm
is rejected perfectly by the first stage. It confirms that in the second stage, vcm is also rejected perfectly as
shown in Eq. 9 even the resistor mismatches occur. In this case, low Ac can be achieved by the proposed IA
architecture.
Fig. 2 shows the employed FBDDA, which is modified from the reference [8]. The FBDDA consists
of fully differential gain stage and common-mode feedback (CMFB) circuit. Two stages amplifier is employed
for the fully differential gain stage, therefore, phase compensation circuits (Rc2, Rc3, Cc2 and Cc3) are added.
Furthermore, CMFB circuit is necessary because the FBDDA has differential output. In this design, Vc is set
to 0 V. The operational amplifier employed in second stage, which is widely used, is shown in Fig. 3 [9], [10].
4. EVALUATION
In this chapter, simulation result and evaluation of actual fabricated chip are presented. The IA ar-
chitectures were evaluated using 1P 2M 0.6-µm CMOS process. In order to compare the performance of the
IA architectures, Fig. 3 was also employed for AMP1, AMP2, and AMP3 in the conventional IA architecture.
In order to evaluate the Ac, the Vin1 and Vin2 were supplied by vcm which is represented by sine wave signal
with amplitude of 50 mV and frequency of 60 Hz. The resistors network was designed by R1 = 51 kΩ and
R2 = R3 = R4 = R5 = R6 = R7 = 250 kΩ. Therefore, the ideal total differential gain is 20.7 dB.
4.1. Simulation result
The IA architectures were simulated using HSPICE. The detailed simulation condition is shown in
Table 1. Representing resistor mismatches condition (±3%), HSPICE simulation was done under the mismatch
rates ∆5 and ∆7 are estimated to −3% and 3%, respectively. The resistors R4 and R6 become 242.5 kΩ and
257.5 kΩ, respectively. Fig. 4a shows the FFT simulation result of Voutc and Voutp. At frequency 60Hz, the
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Figure 3. Circuit schematic of an operational amplifier
vcm of the conventional and proposed IA architectures reach −57.9 dBV and −103.5 dBV, respectively. The
proposed IA architecture has 45.6 dBV lower common-mode voltage than the conventional one.
Monte Carlo simulation was done by 500 times to get data of Ac with deviation of resistor mismatch
±3% (R1 ∼ R7). Fig. 4b shows histogram of Ac. Average Ac of the proposed and conventional IA architec-
tures are −90.6 dB and −44.9 dB, respectively. The average Ac of the proposed IA architecture is lower than
that of the conventional one. Lastly, the simulated performance of the IA architectures are listed in Table 2.
4.2. Chip evaluation
In order to confirm the actual performance, six chips of the IA architectures were fabricated. Fig. 5
shows the microphotograph of the fabricated chip. Due to the number of transistors used in FBDDA, the chip
area of the proposed IA architecture is larger than that of the conventional one.
Six chips were evaluated by giving vcm in the form of a sine wave with 100 mVp−p and 60 Hz. Fig.
6 shows FFT measurement result of Voutc and Voutp of chip no. 3 (see Table 3). At the frequency of 60 Hz,
the Voutp and Voutc reach −88 dBV and −74 dBV, respectively. It indicates that the vcm of Voutp 14 dBV
lower than that of Voutc. Regarding the given vcm value, the Ac of the six chips are calculated and summarized
in Table 3. Average Ac of the conventional and proposed IA architectures are −42.8 dB and −53.64 dB,
respectively. From these results, under the condition of actual fabrication result (random resistor mismatches),
the Ac of the proposed IA architecture is lower than that of the conventional one. The vcm of proposed IA
architecture is not perfectly rejected as mentioned in the theoretical analysis because transistor mismatch was
Figure 4. (a) FFT results of Voutc and Voutp (b) Histogram of Ac (dBV) based on Monte Carlo analysis
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Table 1. Simulation Condition
Items Value





M1,2 [µm/µm] 1.3/2, M = 2
M3−10 [µm/µm] 1.3/2, M = 4
M11−20 [µm/µm] 16.1/3, M = 2
M21−29 [µm/µm] 3.3/2, M = 2
Rc1−3 [kΩ] 9
Cc1−4 [pF] 0.5
Note: M means the number of parallel connection
Table 2. Summary of the Simulation Results
Parameters Conventional IA Proposed IA
AC analysis
Differential gain [dB] 20.7 20.7
−3 dB gain bandwidth [KHz] 254.2 301.6
Power cons. [W] 596.3µ 843.8µ
Monte Carlo analysis
Ave. Ac [dB] −44.9 −90.6
Noise performance (PV)
Input ref. noise [µV/
√
Hz] 90.4 93.5
Output ref. noise [µV/
√
Hz] 972.4 1000
Note: PV = Peak Value
not considered in this paper. Radiated power supply noise with frequency of 60 Hz is also actual problem.
5. CONCLUSION
In this paper, an IA architecture based on FBDDA has been presented. Resistor mismatch which
degrades the performance of conventional IA architecture have been identified and compared in theoretical
analysis, simulation and actual chip fabrication. Its ability to achieve low common-mode gain even the resistors
are not well-matched makes it suitable as a part of integrated circuit for biological signal processing. As other
performance parameters, transistor mismatch effect and offset voltage cancellation are considered as future
work.
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Figure 6. FFT measurement result of chip no. 3 (Voutc and Voutp)
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